CPU cache

Results: 1614



#Item
921Computer memory / Computer buses / Inter-process communication / Cloud computing / Single-chip Cloud Computer / CPU cache / Direct memory access / Cache / Mach / Computing / Computer hardware / Computer architecture

Early experience with the Barrelfish OS and the Single-Chip Cloud Computer Simon Peter, Adrian Schüpbach, Dominik Menzi and Timothy Roscoe Systems Group, Department of Computer Science, ETH Zurich Abstract—Traditiona

Add to Reading List

Source URL: people.inf.ethz.ch

Language: English - Date: 2014-09-30 10:30:54
922Estimation theory / Actuarial science / Markov chain / Pseudo-ring / CPU cache / Random number generation / Cache / Linear regression / Statistics / Econometrics / Regression analysis

0.1 Introduction The harvestr package is a new approach to simulation studies that facilitates parallel execution. It builds off the structures available in the plyr, foreach and rsprng packages. What harvestr brings to

Add to Reading List

Source URL: mirror.ibcp.fr

Language: English - Date: 2015-02-19 18:03:17
923Networking hardware / Computer architecture / CPU cache / Cache / Central processing unit / Computer memory / Router / Network processor / Routing table / Routing / Network architecture / Computing

Reducing Dynamic Power Dissipation in Pipelined Forwarding Engines Weirong Jiang and Viktor K. Prasanna Ming Hsieh Department of Electrical Engineering University of Southern California, Los Angeles, CA 90089, USA {weiro

Add to Reading List

Source URL: halcyon.usc.edu

Language: English - Date: 2011-06-30 20:45:30
924Central processing unit / Computing / Computer architecture / Page table / CPU cache / Page / Physical address / Virtual address space / Translation lookaside buffer / Virtual memory / Computer hardware / Computer memory

Virtual Memory Examples Problem 1: This problem concerns the way virtual addresses are translated into physical addresses. Imagine a system has the following parameters: Virtual addresses are 20 bits wide. Physical addre

Add to Reading List

Source URL: www.cs.cmu.edu

Language: English - Date: 2004-11-08 19:51:28
925Computer hardware / Computer memory / Central processing unit / CPU cache / Virtual memory / Lookup table / Pointer / Virtual address space / R8000 / Computing / Memory management / Cache

Taken from Exam 2, Fall 2003 Problem[removed]points): This problem tests your understanding of basic cache operations. Harry Q. Bovik has written the mother of all game-of-life programs. The Game-of-life is a computer gam

Add to Reading List

Source URL: www.cs.cmu.edu

Language: English - Date: 2004-11-15 14:59:53
926Cache / Central processing unit / Computing / Dynamic random-access memory / Parallel computing / Computer memory / Computer hardware / CPU cache

RADISH: Always-On Sound and Complete Race Detection in Software and Hardware Joseph Devietti¦ , Benjamin P. Wood¦ , Karin Strauss¦∗ , Luis Ceze¦ , Dan Grossman¦ , Shaz Qadeer∗ ¦ University of Washington, ∗ Mi

Add to Reading List

Source URL: ftp.cs.washington.edu

Language: English - Date: 2012-04-30 20:38:19
927Web application frameworks / Cache / Proxy server / Oracle WebLogic Server / Oracle Database / Database caching / Web cache / Java Platform /  Enterprise Edition / CPU cache / Computing / Software / Java enterprise platform

Tutorial for Oracle Coherence

Add to Reading List

Source URL: docs.oracle.com

Language: English - Date: 2015-02-20 12:12:52
928Motherboard / IBM PC compatibles / Direct memory access / Conventional PCI / PCI-X / IOMMU / CPU cache / Itanium / PCI configuration space / Computer hardware / Computer buses / Computer memory

Reprinted from the Proceedings of the Linux Symposium July 23th–26th, 2003

Add to Reading List

Source URL: www.linuxinsight.com

Language: English - Date: 2003-07-13 20:07:22
929Computer performance / Benchmark / Standard Performance Evaluation Corporation / Cell / Program optimization / Computational resource / Green computing / Server / CPU cache / Computing / Computer architecture / Central processing unit

A compositional model to characterize software and hardware from their resource usage Davide Morelli and Antonio Cisternino Computer Science Department, University of Pisa Largo B. Pontecorvo 3, Italy (morelli|cisterni)@

Add to Reading List

Source URL: drops.dagstuhl.de

Language: English - Date: 2012-11-05 06:43:04
930Instruction set architectures / ARM architecture / Computer memory / ARM9 / ARM7 / Direct memory access / CPU cache / Reduced instruction set computing / FreeBSD / Computer architecture / Computing / Computer hardware

Porting FreeBSD/arm to Marvell SoC Rafał Jaworowski [removed] BSDCan 2008, Ottawa

Add to Reading List

Source URL: www.bsdcan.org

Language: English - Date: 2015-01-21 18:21:18
UPDATE